ClaimsJensen Huang

“Two to three times the bandwidth of the highest performance CPUs on the outside, three times the bandwidth on the inside.”

Jensen Huang, NVIDIA CEO 1 June 2026 NVIDIA GTC Taipei 2026 Keynote w/ CEO Jensen Huang (Transcript) (Singju Post)

Factual AI compute, hardware and data

Vera has two to three times the external bandwidth of the highest performance CPUs and three times the internal bandwidth.

Unresolvable The public record could not settle it.

Factual: Statements about the present or the past, checked against the record: did they hold up?

Said for an organisation they lead or work for; it counts on both records.

What would count as true or false

Judge as of 2026-06-01. Parts: Vera's external memory or I/O bandwidth is 2–3x that of the highest-performance competing CPUs, and its internal (fabric or cache) bandwidth is about 3x theirs. True: the specifications support both ratios within the stated range (rounding to about 3x is acceptable). Mostly true: both are roughly right with a minor slip. Mixed: one ratio holds and the other does not. Mostly false: both are overstated, though Vera does lead. False: Vera does not exceed the top competing CPUs on these measures.

Set before the research began.

Evidence (12)

  1. E1 Nvidia Vera's System Architecture: Pushing Bandwidth Chips and Cheese · 19 October 2026

    “Vera has a 1024-bit LPDDR5X-9600 setup, so the MSNs can move up to 1.228 TB/s of bandwidth.”

  2. E2 Intel's Next Xeon Chip Doubles Core Count to 256 With New Chiplet Design XenoSpectrum · 25 August 2026

    “By comparison, the current Xeon 6980P uses 12 channels with MRDIMM-8800, yielding 844.8GB/s under the same calculation.”

  3. E3 raw AI Wiki (aiwiki.ai) · 27 July 2026

    “Its own SP7 model pages put per-socket memory bandwidth at 1,638 GB/s with MRDIMMs at 12,800 MT/s and 1,024 GB/s with DDR5-8000 RDIMMs, against the 614 GB/s AMD lists for Turin's 12 channels of DDR5-6400.”

  4. E4 NVIDIA Vera CPU: Olympus Cores Built for Maximum Single-Thread Performance in Agentic AI | NVIDIA Technical Blog NVIDIA · 21 July 2026 Own record

    “It provides up to 3.4 TB/s of bisectional bandwidth and integrates a 164 MB unified L3 cache across all cores.”

  5. E5 NVIDIA Vera CPU: Olympus Cores Built for Maximum Single-Thread Performance in Agentic AI | NVIDIA Technical Blog NVIDIA (developer.nvidia.com) · 21 July 2026 Own record

    “It provides up to 3.4 TB/s of bisectional bandwidth and integrates a 164 MB unified L3 cache across all cores.”

  6. E6 NVIDIA Vera CPU: Olympus Cores Built for Maximum Single-Thread Performance in Agentic AI | NVIDIA Technical Blog NVIDIA (developer.nvidia.com) · 21 July 2026 Own record

    “The memory subsystem delivers up to 1.2 TB/s of aggregate bandwidth, or up to 14 GB/s per core”

  7. E7 AMD EPYC Venice AI Wiki (aiwiki.ai) · 27 July 2026

    “Its own SP7 model pages put per-socket memory bandwidth at 1,638 GB/s with MRDIMMs at 12,800 MT/s and 1,024 GB/s with DDR5-8000 RDIMMs, against the 614 GB/s AMD lists for Turin's 12 channels of DDR5-6400.”

  8. E8 AMD EPYC Venice AI Wiki (aiwiki.ai) · 27 July 2026

    “and the 256-core 9996 lists 1,024 MB (eight CCDs at 128 MB)”

  9. E9 vera-cpu.md NVIDIA · 2 September 2026 Own record

    “The result is 2x the bandwidth, 3x the bandwidth per core of leading x86 CPUs with DDR5, unlocking greater AI factory output at hyperscale and enterprise scale.”

  10. E10 NVIDIA Vera CPU Delivers High Performance, Bandwidth, and Efficiency for AI Factories | NVIDIA Technical Blog NVIDIA Developer Blog · 16 March 2026 Own record

    “Each core is provisioned with up to 14 GB/s of memory bandwidth, roughly 3x the per-core rate of traditional data center CPUs—ensuring Extract-Transform-Load (ETL), real-time analytics, and memory-bound workloads maintain throughput when every core is active.”

  11. E11 Nvidia deep dives Vera CPU for AI data centers — SPEC CPU 2026 benchmarks revealed, Olympus architecture specifics, and more Tom's Hardware · 21 July 2026

    “Vera includes significantly less L3 than Intel’s highest-specced Xeon 6 and AMD’s Zen 5 chips.”

  12. E12 Nvidia deep dives Vera CPU for AI data centers — SPEC CPU 2026 benchmarks revealed, Olympus architecture specifics, and more Tom's Hardware · 21 July 2026

    “Where Vera has a big lead over AMD's Turin is that it has basically 2x the memory bandwidth.”

Reasoning

Independent evidence puts Vera's memory bandwidth at about 1.23 TB/s (E1). That is roughly 1.45x the Xeon 6980P's 844.8 GB/s with MRDIMMs (E2) and about 2x Turin's 614 GB/s (E3). A wiki relaying AMD's figures puts Venice above Vera with MRDIMMs (1,638 GB/s) but below it with DDR5-8000 RDIMMs (1,024 GB/s) (E7), and the evidence doesn't show whether Venice was a competing product by 2026-06-01. NVIDIA's own '3x' figure is per-core bandwidth, not total (E9, E10). For internal bandwidth, NVIDIA gives only Vera's 3.4 TB/s fabric figure with no competitor figure (E4), and Tom's Hardware notes Vera has less L3 cache, not less bandwidth (E11), so the internal 3x ratio can't be checked and the claim can't be settled under the criteria.

Cite this claim

Jensen Huang, “Vera has two to three times the external bandwidth of the highest performance CPUs and three times the internal bandwidth.” (said 1 June 2026). Verdict: unresolvable. Reliability API, claim c_2ff0607521db, method 0.1.0+03d23c0e, dataset release v1.1.2. https://epistacklabs.com/claims/c_2ff0607521db

This claim is in dataset release v1.1.2, with the same verdict.

Reply to this claim

For Jensen Huang, or someone speaking for them: a correction or counter-evidence. Replies are read before anything is shown; an approved reply shows your name, role, date, statement and link. Your email address is never shown and is deleted 30 days after the decision (privacy).

More factual claims by Jensen Huang

  1. Mostly true Factual 4 September 2026
    “we invented a technology called a GPU, and basically a GPU does parallel processing tasks”

    NVIDIA invented the GPU, which does parallel processing tasks such as fluid dynamics, particle physics, quantum chemistry, graphics and AI.

  2. Resolved false Factual 1 June 2026
    “Today, NVIDIA’s token cost is the lowest in the world, not by 10%, by X factors, orders of magnitude, all because we did extreme co-design”

    NVIDIA's token cost is the lowest in the world, lower than others by large factors and orders of magnitude, due to extreme co-design.

  3. Mostly true Factual 1 June 2026
    “It’s the first one to be PCI Express Gen 6.”

    Vera is the first CPU to support PCI Express Gen 6.

  4. Mixed Factual 17 March 2026
    “We have demonstrated that NVFP4 can achieve inference without loss of precision, while delivering significant performance and energy efficiency improvements, and it is equally suitable for training.”

    NVIDIA has demonstrated that NVFP4 can achieve inference without loss of precision, with significant performance and energy-efficiency gains, and is equally suitable for training.

  5. Mixed Factual 17 March 2026
    “Over the past two years, the computational demands for inference have increased approximately 10,000 times, while usage has increased approximately 100 times.”

    Over the past two years, computational demand for inference rose about 10,000 times while usage rose about 100 times.

All of them

Verdicts are made automatically; how verdicts are made.